Introduction
Extremely thin SOI is considered as one of the promising candidates for scaling to 20nm node and beyond. Superior short channel control without need to aggressive scaling of the gate dielectric or channel doping and immunity to random dopant fluctuation in undoped channel make this device structure attractive [1] . Unlike FinFET or other 3D structures, ETSOI is a planar structure and thus device fabrication and process characterization are much easier. Moreover, the fact that electrical characteristics of the device can be adjusted by the voltage or doping under the BOX, opens new opportunities for V T tuning [2] , power management, and embedded non-volatile memories [3] .
ETSOI Integration
Since silicon layer is extremely thin (6nm or smaller to maintain device electrostatics), any silicon loss during device processing is not acceptable. Also, a low-damage junction formation process should be used that avoids full amorphization of the S/D region. Ion implantation either through raised S/D [4] or with a disposable spacer [5] has been proposed in the past, but scalability of these approaches to very thin Si channels is a challenge.
We have developed an integration scheme that uses dopant drive-in from in-situ doped RSD to form the extension [1] and thus avoids any implant damages. Devices with channel thickness less than 2 nm can be realized with this process (Fig. 1) . Conventional epitaxy pre-clean process leads to significant Si agglomeration (Fig. 2) . Thus, a low-temperature pre-clean process was developed. Fig. 3 shows more than 3 orders of magnitude reduction in the chain resistance obtained with the optimized process. As shown in Fig. 4 , optimization of the epitaxy process is critical to yield narrow channel devices with good performance. Fig. 5 shows a TEM cross section of the ETSOI MOS-FET with a gate length of 25 nm and channel thickness of 6 nm. A raised source/drain structure is needed to contact the thin silicon channel. However, the RSD structure increases the total transistor parasitic capacitance. This is especially a concern for future technology nodes, where parasitic capacitance dominates the total transistor load. We have developed a faceted epitxy process to reduce the parasitic capacitance. The epitaxy process is tuned to form (111) facets as opposed to (311) facets in order to enable adequate RSD thickness in future technology nodes. Fig. 6 shows TCAD simulation results indicating that 15% reduction in the total parasitic capacitance is achieved at a given series resistance if a faceted epitaxy is used instead of the conventional vertical RSD [1] .
Device Performance
Figs. 7 and 8 show the performance of the low-power and high-performance NFETs and PFETs, respectively. With V DD =0.9 and at I off =1nA/µm, NFET and PFET transistors have a drive current of 650 and 480 µA/µm, respectively. High-performance devices have a drive current of 870 and 660 µA/µm for NFET and PFET, respectively and at I off =100nA/µm. PFET performance is in particular respectable owing to small series resistance (R ext < 170 Ω.µm) obtained by in-situ doped SiGe RSD and implant-free extension formation. Fig. 9 shows the RF performance of the ETSOI devices. NFET and PFET transistors demonstrate a cut-off frequency of 300 and 260 GHz, respectively, with L G =25 nm and contacted gate pitch of 260 nm [3] . No substrate contact is required for analog and RF devices due to the absence of history effect in fully-depleted transistors.
Analog devices are critical for SoC applications. The performance of analog devices is strongly driven by device matching, linearity, and g m /g ds ratio. Fig. 10 shows the g m /g ds characteristics of the analog devices with thin and thick oxide as a function of the gate length. Significant self-gain is achieved at gate length down to 25 nm.
Local and Global Variation
Device variation is a major concern in future technology nodes. We have demonstrated record device matching with ETSOI device [1] as shown in Fig. 11 . Silicon thickness variations is believed to be one of the sources of global variation in ETSOI. Fig. 12 shows the correlation between short-channel VT and the estimated channel thickness demonstrating a sensitivity of 25 mV/nm. These results provide a guideline for silicon thickness uniformity across the wafer. with non-optimized epitaxy process.
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